


beq \$t1, \$t2, L1

Trace Branch (Beq) Instruction and Fill the Control Signals




Branch	MemtoReg	MemRead	MemWrite	ALUOp	ALUSrc	RegWrite	RegDst
1	Don't Care	0	0		0	0	Don't Care

SW \$t2, 4(\$t1)

I type

Store word
Memory - write
Reg → Read →

Trace Store Word (SW) Instruction and Fill the Control Signals




Branch	MemtoReg	MemRead	MemWrite	ALUOp	ALUSrc	RegWrite	RegDst
0	Don't care	0	1		1	0	Don't care

(X)

↓ immediate
Data = 1


lw \$t2, 4(\$t1)
 Immediate Data ← 4
 offset ← 4
 Reg ← \$t1



I type → 2 register,
 → Immediate selection

Address = offset + Reference

Trace Load Word (LW) Instruction and Fill the Control Signals




write, address
 ↳ dono na ho
 to Don't
 Care

Branch	MemtoReg	Memread	MemWrite	ALUOp	ALUSrc	RegWrite	RegDst
0	1	1	0		1	1	0

beq \$t1, \$t2, L1

Trace Branch (Beq) Instruction and Fill the Control Signals



Branch	MemtoReg	Memread	MemWrite	ALUOp	ALUSrc	RegWrite	RegDst
1	Don't Care	0	0		0	0	Don't Care